New materials often force modification in a metal-oxide-semiconductor field-effect transistor (MOSFET) fabrication process and a device structure. In our investigation, a high-stress silicon nitride (SiN) contact etch stopper layer (CESL), which improves device performance by straining the Si lattice, was used as the modified structure. A portion of its gate surround was cut to fabricate a fully silicided (FUSI) metal gate. FET characteristics of a polycrystalline silicon (poly-Si) gate and a Ni-FUSI gate MOSFET with a discontinuous CESL were compared with those of a poly-Si gate MOSFET with an ordinary continuous CESL for several SiN-stress conditions. It was found that the removal of a gate-top CESL diminishes mobility modulation effects of a high-stress CESL. It was also demonstrated that stress due to a FUSI gate compensates the effect of gate-top CESL removal. Mobility enhancement utilizing a high-stress SiN film was still effective for a FUSI gate process.
Introduction
Performance booster techniques are currently indispensable for improving metal-oxide-semiconductor field-effect transistor (MOSFET) performance to compensate the slow improvement by scaling. The enhancement of carrier mobility using a strained-Si technology is the most popular and practical boosting technique. The elimination of gate depletion using a metal gate is another upcoming candidate. Among strained Si technologies, the induction of channel strain utilizing a high-stress silicon nitride (SiN) film deposited on MOSFETs is the most widely used. [1] [2] [3] [4] Since the SiN film serves also as a contact etch stopper layer (CESL), no additional process is necessary. There are numerous candidates for the metal gate. A fully silicided (FUSI) gate with a high consistency in a conventional polycrystalline silicon (poly-Si) gate MOSFET process has been studied as a promising candidate for next-generation complementary MOS (CMOS). [5] [6] [7] A FUSI gate should be fabricated after source/drain (S/D) formation, since hightemperature dopant activation annealing deteriorates a silicide film. The practical fabrication flow satisfying this limitation is generally called the gate-last process, in which gate electrode is formed after high-temperature annealing for S/D activation. A metal damascene process, which is another alternative for the metal gate, is a type of gate-last process. 8) The gate-last process traces a conventional gate-first fabrication flow to interlayer insulator deposition after CESL deposition. One feature of the gate-last process is chemicalmechanical polishing (CMP) for planarizing the interlayer insulator, which is simultaneously utilized to expose a polySi gate top surface.
9) The SiN-CESL deposited over the gate top surface is also removed for the following full silicidation or gate replacement step. As a result, the gate-last process generally accompanies the discontinuity in CESL. As known well, the stress distribution strongly depends on such a change in structure; the discontinuity varies the channel strain and device performance.
In this study, effects of the disconnection of a high-stress SiN-CESL on a top surface of the gate electrode were investigated with a focus on a FUSI gate process. Characteristics of a poly-Si gate and a Ni-FUSI gate MOSFET with a discontinuous CESL were experimentally compared with those of a poly-Si gate MOSFET with an ordinary continuous CESL for several SiN-stress conditions. It was found that their dependences on the CESL conditions are qualitatively the same but quantitatively different. TCAD analyses were also carried out to interpret the experimental results. The difference in induced channel strain between a continuous CESL and a discontinuous CESL was clarified, and it was demonstrated that stress from a FUSI gate is important for understanding a mechanism of mobility modulation in the case of the FUSI gate. As described previously, the FUSI gate process is categorized as the gatelast process. Therefore, the discussion presented above will also be useful for other gate last devices such as a damascene gate device with the CESL discontinuity issue. 10, 11) 
Experimental Procedure
The fabrication process flow is schematically shown in Fig. 1 . The starting material was a conventional (001)-plane silicon wafer, and the channel direction was h110i. First, isolated shallow trenches and twin wells were formed. A 2-nm-thick plasma-nitrided oxide was used as a gate dielectric. After poly-Si deposition, gate doping was performed for NMOS and PMOS. Then a hard-mask SiN layer was deposited, and gate patterning was carried out, followed by S/D-extension implantation, halo implantation, sidewall formation, deep-S/D implantation, and activation spike RTA. Thus far, conventional techniques were used for the fabrication. Then SiN-CESLs were deposited for the following five different conditions: 60-and 30-nm-thick SiN films with a 1.7 GPa tensile stress, a 20-nm-thick SiN film with a 1.3 GPa tensile stress (control), and 30-and 60-nm-thick SiN films with a À2:4 GPa compressive stress. It should be noted that positive and negative signs for stress values represent tensile and compressive stresses, respectively, in this paper. As shown in Fig. 1 , the process steps from the start to spike RTA immediately before the CESL deposition are common for all devices. After interlayer SiO 2 deposition and CMP planarization, samples were split into the following three structures depending on whether gate-top SiN removal and gate full-silicidation were implemented. One was a control poly-Si gate sample with a continuous CESL. Another was a poly-Si gate sample with a discontinuous CESL, which experienced gate-top SiN removal. The other was a Ni-FUSI gate sample with a discontinuous CESL, which experienced gate-top SiN removal and gate full silicidation. Figure 2 shows the cross-sectional SEM images of samples with a discontinuous CESL. It can be observed that the gate-top SiN-CESL was successfully removed in both the poly-Si and FUSI gate samples.
Results and Discussion

Experimental measurement
First, comparisons are made for the poly-Si gate samples with a continuous CESL and a discontinuous CESL. Figure 3 (a) shows nMOSFET I on -I off characteristics of the poly-Si gate with the continuous CESL and their dependence on SiN stress, and Fig. 3(b) shows those of the poly-Si gate with the discontinuous CESL. The drive current of the discontinuous CESL, as well as that of the continuous CESL, increases with an increase in tensile stress. As for the pMOSFET shown in Figs. 4(a) and 4(b), the drive current increases with an increase in compressive stress for both the continuous and discontinuous CESLs. It was found that drive current is modified by the stress and thickness of SiN-CESL, even if CESL is disconnected on the top surface of the gate electrode. To discuss effects of CESL on carrier mobility, the maximum transconductance in a linear region (G m,max ) at a gate length of 100 nm was extracted for both the ploy-Si and FUSI gate devices. Since I on is often degraded by parasitic resistance, G m,max was chosen for precise comparison. In addition, G m,max is independent of threshold voltage as long as the channel doping condition is unique. Because of work function difference, the threshold voltage for the FUSI gate device was higher than that for the poly-Si gate device. Figure 5(a) G m,max has a weaker dependence for the discontinuous CESL than for the continuous CESL. However, G m,max has a stronger dependence for the FUSI gate device than for the poly-Si gate device with the continuous CESL for both NMOSFET and PMOSFET.
Simulation analysis
TCAD analyses were carried out to explain the results described in the previous section. The analyses consisted of two steps. The first step was stress simulation using HySyProS, 12) and the second step was device simulation using Sentaurus Device. 13) Figure 6 shows device structures used for the simulation and two-dimensional stress distributions for a 60-nm-thick SiN-CESL with a À2:4 GPa compressive stress. Figures 6(a)-6 (c) and 6(d)-6(f) show images of the continuous and discontinuous CESLs, respectively. In the simulation, film stresses of poly-Si, sidewallSiN, and SiO 2 were assumed to be 930 MPa, 1.4 GPa, and 150 MPa, respectively. As for the modulus of elasticity, default parameters of the simulator were used. The thermal expansion of poly-Si was also considered and its coefficient was 7:81 Â 10 À6 K À1 . It can be observed from Figs. 6(b) and 6(e) that a compressive CESL induces compressive lateral stress ( x ) and that the x magnitude in channel regions, which is almost independent of the gate-top CESL removal process, is about À0:6 GPa. Lateral stress is considered to be mainly caused by the SiN film besides the gate where the film was directly deposited on the substrate. On the other hand, from Figs. 6(c) and 6(f), it can be observed that a compressive CESL induces tensile vertical stress ( z ) and that the removal of gate-top SiN decreases the magnitude of z from 0.54 to 0.25 GPa. In the device simulation, inversion layer mobility was calculated using a strain-dependent twodimensional band structure, 14, 15) which is available on Sentaurus Device. Figure 7 shows calculated mobility enhancement factors against channel stress for electrons and holes. In the case in Fig. 6 , for example, the removal of gate-top SiN decreased the tensile z and resulted in an increase in electron mobility and a decrease in hole mobility. This compensates the effect of the compressive CESL, which decreases electron mobility and increases hole mobility through lateral stress. Simulated G m,max values of the poly-Si gate devices with the continuous and discontinuous CESLs are summarized in Fig. 8 . The definitions of the horizontal and vertical axes are the same as those for Fig. 5 . For both NMOSFET and PMOSFET, the removal of the gate-top CESL was found to weaken the dependence of G m,max on SiN stress for all stress conditions. Thus, the simulation reproduced the experimental tendency qualitatively. This tendency is attributable to the compensation mechanism due to the vertical stress described above. As shown in the previous section, the FUSI gate enhanced the G m,max variation weakened for the poly-Si gate device with the discontinuous CESL. To simulate the FUSI gate devices, two models were added. The first model assumes stress transfer change due to an elasticity difference in a gate material (Model I). The second model considers materialdependent gate stress (Model II). Model I was considered in the simulation such that the modulus of elasticity of the FUSI gate was assumed to be 5-fold larger than that of the poly-Si gate. This value was fourfold larger than the previously reported value. 16) Figure 9 shows the simulated result. The difference in modulus of elasticity causes almost no difference in the dependence of G m,max on CESL conditions. Thus, the difference in stress transfer due to gate material change seems to be not the reason for the strong dependence on CESL for the FUSI gate device. Concerning Model II, it was reported that thermal expansion during a full silicidation process causes strain into a substrate. 17) This is considered in the simulation such that the internal stress of poly-Si before silicidation is dependent on CESL stress, so that the thermal expansion of the FUSI gate is also dependent on CESL through the internal stress of poly-Si. The simulated G m,max , shown in Fig. 10 , exhibits a strong dependence on CESL. In the case of this model, the dependence of the FUSI gate device with the discontinuous CESL can be more significant than that of the poly-Si gate device with the continuous CESL. Thus, a strong stress dependence for FUSI gate devices is attributable to the internal stress of the FUSI gate.
Conclusions
Effects of a high-stress SiN-CESL on a fully silicided gate process were investigated. Characteristics of poly-Si and Ni-FUSI gate MOSFETs with a discontinuous CESL were compared with those of a poly-Si gate MOSFET with a continuous CESL for several SiN stress conditions. It was experimentally shown that the stress of CESL modulats the drive current of MOSFET for each structure and that the Ni-FUSI gate MOSFET has a stronger dependence on SiN stress than the poly-Si gate MOSFET. By simulation analysis, it was demonstrated that the removal of a gatetop CESL diminishes the effect of the stress from CESL, but the stress due to the FUSI gate compensates the effect of gate-top CESL removal. Mobility enhancement utilizing a high-stress SiN-CESL was found to be still effective for a FUSI gate process. These results imply that the gate material of gate-last devices should be selected by considering its stress to realize effective enhancement by CESL stress. Poly-Si Fig. 10 . Simulated G m,max for discontinuous CESL when thermal expansion of FUSI gate is assumed to be dependent on internal stress of poly-Si before silicidation (Model II).
